

1 1. An integrated circuit comprising:

2 a first input port for receiving a first time-division multiplexed signal that comprises a first
3 series of frame boundaries;

4 a second input port for receiving a second time-division multiplexed signal that comprises a second
5 series of frame boundaries;

6 a first frame position register whose contents are related to how far said first time-division
7 multiplexed signal is from a frame boundary in said first time-division multiplexed signal at a point in
8 time; and

9 a second frame position register whose contents are related to how far said second time-
10 division multiplexed signal is from a frame boundary in said second time-division multiplexed signal
11 at said point in time.

1 2. The integrated circuit of claim 1 further comprising:

2 a first memory that stores said first time-division multiplexed signal at a location that is
3 indicated by a first write pointer and that reads said first time-division multiplexed signal at a location
4 that is indicated by a first read pointer; and

5 a second memory that stores said second time-division multiplexed signal at a location that is
6 indicated by a second write pointer and that reads said second time-division multiplexed signal at a
7 location that is indicated by a second read pointer.

1 3. The integrated circuit of claim 1 further comprising:

2 a first retimer for retiming said first time-division multiplexed signal; and
3 a second retimer for retiming said second time-division multiplexed signal.

1 4. The integrated circuit of claim 1 further comprising:

2 an output port; and

3 a cross-connect for outputting at least a portion of said first time-division multiplexed signal
4 via said output port.

1 5. A method comprising:

2 receiving a first time-division multiplexed signal that comprises a first series of frame
3 boundaries;

4 receiving a second time-division multiplexed signal that comprises a second series of frame
5 boundaries;

6 indicating, at a point in time, how far said first time-division multiplexed signal is from a
7 frame boundary; and

8 indicating, at said point in time, how far said second time-division multiplexed signal is from
9 a frame boundary.

1 6. The method of claim 5 further comprising:

2 storing said first time-division multiplexed signal into a first memory at a location that is
3 indicated by a first write pointer;

4 reading said first time-division multiplexed signal from a location in said first memory that is
5 indicated by a first read pointer;

6 storing said second time-division multiplexed signal into a second memory at a location that is
7 indicated by a second write pointer; and

8 reading said second time-division multiplexed signal from a location in said second memory
9 that is indicated by a second read pointer.

1 7. The method of claim 5 further comprising:

2 retiming said first time-division multiplexed signal in accordance with a clock signal; and
3 retiming said second time-division multiplexed signal in accordance with said clock signal.

1 8. An apparatus comprising:

2 a first integrated circuit comprising:

3 (i) a first input port for receiving a first time-division multiplexed signal that comprises
4 a first series of frame boundaries;

5 (ii) a second input port for receiving a second time-division multiplexed signal that
6 comprises a second series of frame boundaries;

7 (iii) a first frame position register whose contents are related to how far said first time-
8 division multiplexed signal is from a frame boundary in said first time-division
9 multiplexed signal at a point in time; and

10 (iv) a second frame position register whose contents are related to how far said second
11 time-division multiplexed signal is from a frame boundary in said second time-
12 division multiplexed signal at said point in time; and

13 a second integrated circuit comprising a controller for reading the contents of said first frame
14 position register and said second frame position register.

1 9. The apparatus of claim 8:

2 wherein said first integrated circuit further comprises:

- 3 (v) a first memory that stores said first time-division multiplexed signal at a location that
4 is indicated by a first write pointer and that reads said first time-division multiplexed
5 signal at a location that is indicated by a first read pointer; and
- 6 (vi) a second memory that stores said second time-division multiplexed signal at a
7 location that is indicated by a second write pointer and that reads said second time-
8 division multiplexed signal at a location that is indicated by a second read pointer;
9 and

10 wherein said controller is further for storing a value in said first write pointer based on the
11 contents of said first frame position register and said second frame position register.

1 10. The apparatus of claim 9 wherein said first integrated circuit further comprises:

- 2 (vii) an output port; and
3 (viii) a cross-connect for outputting at least a portion of said first time-division
4 multiplexed signal via said output port.

1 11. A composite switch comprising:

2 a first integrated circuit comprising:

- 3 (i) a first input port for receiving a first time-division multiplexed signal that comprises
4 a first series of frame boundaries;
5 (ii) a first frame position register whose contents are related to how far said first time-
6 division multiplexed signal is from a frame boundary in said first time-division
7 multiplexed signal at a point in time; and

8 a second integrated circuit comprising:

- 9 (i) a second input port for receiving a second time-division multiplexed signal that
10 comprises a second series of frame boundaries, and
11 (ii) a second frame position register whose contents are related to how far said second
12 time-division multiplexed signal is from a frame boundary in said second time-
13 division multiplexed signal at said point in time; and

14 a controller for reading the contents of said first frame position register and said second frame
15 position register.

1 **12.** The composite switch of claim 11 further comprising a third integrated circuit for
2 outputting said first time-division multiplexed signal to said first integrated circuit and for outputting
3 said second time-division multiplexed signal to said second integrated circuit.

1 **13.** The composite switch of claim 12:

2 wherein said first integrated circuit further comprises:

3 (iii) a second memory that stores said second time-division multiplexed signal at a
4 location that is indicated by a second write pointer and that reads said second time-
5 division multiplexed signal at a location that is indicated by a second read pointer;
6 and

7 wherein said first integrated circuit further comprises:

8 (iii) a second memory that stores said second time-division multiplexed signal at a
9 location that is indicated by a second write pointer and that reads said second time-
10 division multiplexed signal at a location that is indicated by a second read pointer.

1 **15.** The composite switch of claim 14 wherein said controller is further for storing a value in
2 said first write pointer based on the contents of said first frame position register and said second frame
3 position register.

1 **16.** A composite switch comprising:

2 a first integrated circuit for outputting a first time-division multiplexed signal that comprises a
3 first series of frame boundaries to a second integrated circuit and for outputting a second time-division
4 multiplexed signal that comprises a second series of frame boundaries to a third integrated circuit;

5 wherein said second integrated circuit comprises:

- 6 (i) a first input port for receiving said first time-division multiplexed signal,
- 7 (ii) a first memory that stores said first time-division multiplexed signal at a location that
8 is indicated by a first write pointer and that reads said first time-division multiplexed
9 signal at a location that is indicated by a first read pointer,
- 10 (iii) a first frame position register whose contents are related to how far said first time-
11 division multiplexed signal is from a frame boundary in said first time-division
12 multiplexed signal at a first point in time, and
- 13 (iv) a first output port for outputting a third time-division multiplexed signal that is based
14 on said first time-division multiplexed signal and that comprises a third series of
15 frame boundaries;

16 wherein said third integrated circuit comprises:

- 17 (i) a second input port for receiving said second time-division multiplexed signal,
18 (ii) a second memory that stores said second time-division multiplexed signal at a
19 location that is indicated by a second write pointer and that reads said second time-
20 division multiplexed signal at a location that is indicated by a second read pointer,
21 (iii) a second frame position register whose contents are related to how far said second
22 time-division multiplexed signal is from a frame boundary in said second time-
23 division multiplexed signal at said first point in time, and
24 (iv) a second output port for outputting a fourth time-division multiplexed signal that is
25 based on said second time-division multiplexed signal and that comprises a fourth
26 series of frame boundaries;

27 a fourth integrated circuit comprising:

- 28 (i) a third input port for receiving said third time-division multiplexed signal,
29 (ii) a third memory that stores said third time-division multiplexed signal at a location
30 that is indicated by a third write pointer and that reads said second time-division
31 multiplexed signal at a location that is indicated by a third read pointer,
32 (iii) a third frame position register whose contents are related to how far said third time-
33 division multiplexed signal is from a frame boundary in said third time-division
34 multiplexed signal at a second point in time,
35 (iv) a fourth input port for receiving said fourth time-division multiplexed signal,
36 (v) a fourth memory that stores said fourth time-division multiplexed signal at a location
37 that is indicated by a fourth write pointer and that reads said fourth time-division
38 multiplexed signal at a location that is indicated by a fourth read pointer,
39 (vi) a fourth frame position register whose contents are related to how far said fourth
40 time-division multiplexed signal is from a frame boundary in said fourth time-
41 division multiplexed signal at said second point in time; and

42 a controller for reading the contents of said first frame position register and said second frame
43 position register, for storing a value in said first write pointer based on the contents of said first frame
44 position register and said second frame position register, for reading the contents of said third frame
45 position register and said fourth frame position register, and for storing a value in said third write
46 pointer based on the contents of said third frame position register and said fourth frame position
47 register.

1 17. The composite switch of claim 16 wherein said first point in time and said second point in
2 time are the same.